Regviz

Silicon Labs /BGM220PC22WGA /RFSENSE_S /RFEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RFEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/RFSENSE_S/RFEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENBG)ENBG 0 (BGSTART)BGSTART 0 (PTATISO)PTATISO 0 (PTATSTART)PTATSTART 0 (SUPFLTN)SUPFLTN 0 (DCEN)DCEN 0 (RESETN)RESETN

Description

No Description

Fields

ENBG

Enable Bandgap
BGSTART

Bandgap Startup Signal
PTATISO

Isolate PTAT core
PTATSTART

PTAT Startup signal
SUPFLTN

Disable supply filtering
DCEN

DC Bias Enable
RESETN

Reset RFSENSE data flop

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data